



Power Electronic Systems
Laboratory

© 2021 IEEE

Proceedings of the 24th International Conference on Electrical Machines and Systems (ICEMS 2021),
Gyeongju, Korea, October 31-November 3, 2021

Dual-Inverter Topology for Single-Phase Supplied Drive Systems without Electrolytic Capacitor

M. Haider,
D. Bortis,
S. Miric,
J. W. Kolar,
Y. Ono

Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Dual-Inverter Topology for Single-Phase Supplied Drive Systems without Electrolytic Capacitor

Michael Haider, Dominik Bortis, Spasoje Mirić and Johann W. Kolar
Power Electronic Systems Laboratory,
ETH Zurich, Switzerland
E-Mail: haider@lem.ee.ethz.ch

Yasuo Ono
Nabtesco R&D Center,
Nabtesco Corporation, Japan

Abstract—Single-phase supplied variable speed drive (VSD) systems are widely used in industrial applications and typically feature a two-stage design with a power factor corrected (PFC) boost rectifier and a three-phase voltage source inverter (VSI). However, the electrolytic DC-link capacitor, which is needed to cope with the twice grid frequency power pulsation, and the required boost inductor are unfavourable in terms of reliability, volume, cost, and complexity. Therefore, the proposed concept employs a dual-inverter topology with a three-phase open-end winding (OEW) machine, avoiding high-frequency inductors, and controls the system such that the power pulsation is buffered in the inertia of the drive train. Accordingly, the DC-link capacitance can be reduced drastically, enabling an electrolytic capacitor-less system, featuring a higher power density and an increased lifetime. This paper presents the operating principle and the corresponding closed-loop control structure, to achieve PFC operation, DC-link voltage balancing and average speed control. Detailed analysis reveals that the machine voltage can be selected independently of the grid peak voltage in contrast to existing concepts. The converter performance is evaluated based on simple performance indices with respect to the machine voltage. In the context of a 7.5 kW compressor application for railway brakes with a wide input voltage range, a semiconductor loss reduction of 30 % can be obtained compared to a state-of-the-art approach, further reducing the converter volume. Finally, the proper operation is verified with a closed-loop circuit simulation.

Index Terms—Single-Phase, Electrolytic Capacitor-Less, VSD, PFC Operation, Open-End Winding PMSM, Dual-Inverter Topology

I. INTRODUCTION

In industrial applications such as variable speed drive (VSD) systems for compressors, fans, blowers, or pumps in the lower kW range, electrical drive systems are often supplied from the single-phase AC grid in order to keep the grid interface simple [1]. Other application scenarios include higher power levels in case only a single-phase supply is available [2], i.e. in AC supplied railway systems [3], [4] or single-wire earth return (SWER) grids [5]. State-of-the-art VSD systems often employ three-phase permanent magnet synchronous machines (PMSMs) due to their high torque, low weight, high efficiency, and compactness [6]. Therefore, a power electronic system is required to convert the single-phase AC input voltage into a symmetrical three-phase voltage system with adjustable amplitude and frequency to achieve variable speed control. In addition, the system has to keep the input current proportional to the input voltage (unity power factor operation) to minimize harmonic distortion and reactive power in the grid.

Usually, all these requirements are fulfilled by a two-stage system with a single-phase power factor corrected (PFC) rectifier and a three-phase voltage source inverter (VSI), which are decoupled by an intermediate DC-link capacitor [7]. Different topologies can be employed for the PFC rectifier [8] as well as the VSI [9]. However, the most common implementation features a unidirectional single-phase boost PFC rectifier, comprising a diode bridge with a downstream boost converter and a conventional three-phase two-level VSI [10].

The inherent power pulsation of the single-phase PFC rectifier with twice the grid frequency is typically covered by a sufficiently large electrolytic DC-link capacitor with a capacitance C_{DC} in the mF-range to keep the DC-link voltage of the subsequent VSI quasi constant [11]. In summary, a state-of-the-art single-phase supplied drive system features a dedicated boost PFC rectifier input stage employing a boost inductor, a high-frequency bridge-leg and an electrolytic capacitor, which are all unfavourable in terms of reliability, volume, cost, and complexity.

Therefore, in the literature [12], [13] a vast number of single-phase supplied drive system concepts have been proposed, with the aim to avoid the boost converter and to connect the three-phase VSI directly to the diode bridge, which reduces the component count and eliminates the mentioned drawbacks. In fact, such approaches are plain simple and allow low-cost implementations, however, the input current becomes discontinuous, and PFC operation can no longer be achieved, since in the vicinity of the grid voltage zero-crossings the maximum achievable output voltage of the VSI, i.e. about half of the grid voltage amplitude, drops below the induced machine voltage, which means that the machine and input current controllability is lost. This becomes even more prominent with increasing induced machine voltage at higher rotational speeds, as it further extends the zero-current intervals and, in consequence, increases the current THD [14].

In order to regain PFC operation and complete machine current controllability, in [6] a *Single-Phase AC Dual-Inverter Topology* in combination with an open-end winding (OEW) PMSM is proposed, where a second three-phase inverter (VSI 2) employing a floating DC-link capacitor is connected to the second winding ends, while the first winding ends are attached to a first VSI (VSI 1) which is directly connected to the single-phase diode rectifier (cf. **Fig. 1(a)**). Due to




Fig. 1: (a) *Single-Phase AC Dual-Inverter Topology* comprising a first voltage source inverter (VSI 1) connected to the output of the diode bridge D_1 - D_4 , a three-phase PMSM with open-end windings, and a second voltage source inverter (VSI 2) with a floating DC-link capacitor C_2 . The power flow is indicated with arrows. (b-d) Characteristic voltage, current, speed, torque, and power waveforms (i) for the state-of-the-art control scheme, where an electrolytic capacitor C_2 is required to cover the pulsating power drawn from the grid [16], [17] and (ii) for the proposed control scheme, where the input power pulsation is buffered by the inertia of the system, thus no electrolytic capacitor is needed.

the large machine inductances, typically in the mH-range, the switching frequency can be chosen very low, i.e. in the range of 2.5 kHz...16 kHz, and thus, both VSIs can be implemented with low-cost IGBT technology. Furthermore, the low switching frequency is not only advantageous in terms of switching losses but also for the EMI-filter requirement and the associated volume [15]. Control strategies aiming for constant rotational speed and torque operation, i.e. constant mechanical output power, are presented in [16], [17]. Related characteristic waveforms within one grid period are shown in **Fig. 1(b-d.i)**. As can be noted, since on the one hand, VSI 1 has to directly process the pulsating input power $p_G(t)$ (composed of a twice grid frequency power oscillation $\tilde{p}_G(t)$ with magnitude P_0 around an average input power P_0) in order to achieve PFC operation, and on the other hand, the machine is demanding a constant average output power $p_M(t) = P_0$, the second inverter has to cope with the twice grid frequency zero-mean pulsating power $p_{C2}(t) = \tilde{p}_G(t)$. If active power pulsation buffer (PPB) concepts are disregarded [18], [19], this means that a large electrolytic DC-link capacitor C_{DC2} for VSI 2 is required to keep v_{DC2} roughly constant [17], which in turn again is a significant drawback concerning cost, volume, and especially converter lifetime [20].

In order to also eliminate the electrolytic capacitor in the *Single-Phase AC Dual-Inverter Topology*, in this paper, a novel control strategy is proposed, where the twice grid frequency power pulsation is buffered utilizing the inertia of the machine and/or drive train, which in the literature is also known as a

machine power pulsation buffer (MPPB) [21]. As shown in **Fig. 1(b-d.ii)**, in this case, a torque t_M with a large torque ripple similar to single-phase machines is occurring for the three-phase machine, while the resulting speed ripple $\Delta\omega$ is relatively small, i.e. typically within a few percent, which is a result of the comparably large system's moment of inertia J_{TOT} . As a consequence, VSI 2 is only needed to apply enough voltage to the machine in order to control the machine currents, thus the active power processed by VSI 2 is zero, which means that the secondary DC-link capacitor C_2 can be small.

In order to obtain this control behaviour, however, an adaptation of the operating principle and voltage division strategy for both VSIs is needed, as investigated in **Section II**. Afterwards, the control structure ensuring PFC operation in combination with DC-link voltage balancing and average speed control is derived in **Section III**. Detailed analysis reveals that in contrast to [16], [17] the machine voltage can be selected independently of the peak grid voltage, which introduces a further degree of freedom for the drive system optimization. **Section IV** illustrates this advantage for a 7.5 kW compressor application with a wide input voltage range, where the achievable system performance is evaluated and compared to the state-of-the-art. Finally, the proper closed-loop system operation is verified for the considered application by circuit simulations in **Section V**. **Section VI** summarizes the main findings of the work and gives an outlook towards future research.

II. OPERATING PRINCIPLE AND MACHINE VOLTAGE DIVISION STRATEGY

In the following, the operating principle and the corresponding characteristic waveforms of the *Single-Phase AC Dual-Inverter Topology* with and without electrolytic capacitor C_2 are derived in order to highlight the advantages of the proposed control strategy.

In general, in both cases, the questions arise (i) how the machine input voltage has to be divided between the two three-phase inverters VSI 1 and VSI 2, and (ii) how the machine current has to be controlled such that PFC operation is guaranteed. At the single-phase grid input, PFC operation means that the drive system has to behave as an ohmic load with a sinusoidal input current $i_G(t) = \hat{I}_G \cos(2\pi f_G t)$ in phase with the grid voltage $v_G(t) = \hat{V}_G \cos(2\pi f_G t)$, whereas the instantaneous input power

$$p_G(t) = v_G(t) \cdot i_G(t) = P_0 \frac{2v_G^2(t)}{\hat{V}_G^2} = P_0 + \tilde{p}_G(t) \quad (1)$$

is forwarded directly to the machine $p_M(t)$ and/or the secondary DC-link capacitor $p_{C2}(t)$. The instantaneous power balance is therefore given as

$$p_G(t) = p_M(t) + p_{C2}(t). \quad (2)$$

Since the secondary DC-link is floating, i.e. has no connection to the input, common-mode currents flowing through the VSIs and the machine are not possible (cf. **Fig. 1(a)**), thus the capacitor C_2 can only be charged/discharged by three-phase machine currents. Consequently, in order to simplify the system analysis, all three-phase quantities are described by their corresponding voltage and current space vectors \underline{v}_M , \underline{v}_1 , \underline{v}_2 and \underline{i}_M in the rotor-oriented dq-frame, i.e. $\underline{i}_M(t) = \underline{i}_{Md}(t) + j\underline{i}_{Mq}(t)$, where the d-axis is aligned with the flux of the permanent magnet. In addition, an ideal non-salient pole rotor PMSM with negligible synchronous reluctance ($R_s = 0$, $L_d = L_q \approx 0$) and a large moment of inertia J_{TOT} is assumed, which in all cases means that due to $L_d = L_q \approx 0$ (i) only the q-current component i_{Mq} is generating a mechanical torque, (ii) the machine terminal voltage is given by only the machine back-EMF voltage, i.e. $\underline{v}_M = j\hat{V}_P$, and due to the large J_{TOT} (iii) the rotational speed ω and thus $\hat{V}_P = \omega p \Psi_{PM}$ are quasi constant.

A. Dual-Inverter With Electrolytic Capacitor

Based on the power balance given in (2), there are now different possibilities to divide the pulsating input power $p_G(t)$ between the machine and the secondary DC-link capacitor. However, it has to be considered that at least the average power $P_{C2} = \overline{p_{C2}(t)}$ of the secondary converter or the capacitor C_2 is zero. This approach is applied in the state-of-the-art concept (cf. [16]), where the machine takes a constant power equal to the average input power, i.e. $p_M(t) = P_M = P_0$, and the capacitor has to cope with the twice grid frequency zero-mean pulsating power, i.e. $p_{C2}(t) = \tilde{p}_G(t)$. Hence, due to the constant power consumption and constant back-EMF voltage of the machine, in this case, the torque $t_M(t) = T_M$ and




Fig. 2: (a) Voltage waveforms of the grid and the first inverter VSI 1 over one grid period T_G for (i) the state-of-the-art control scheme [16], [17] and for (ii) the proposed control scheme. (b) Corresponding space vector diagrams of the inverter and machine quantities in the dq-frame for $v_{1\max} = |v_G|/2 < V_P$.

thus the q-component of the machine current $i_{Mq}(t)$ must also be constant. In addition, the machine current can be minimized, by selecting its magnitude equal to the q-current component, i.e. $i_M(t) = i_{Mq}(t) = \frac{2}{3} \frac{P_M}{\hat{V}_P}$. The first three-phase inverter VSI 1 has to process the complete input power, i.e. $p_1(t) = p_G(t)$, and as its d-voltage component is set to zero [16], i.e. $v_{1d}(t) = 0$ or $v_1(t) = v_{1q}(t)$, the power balance simplifies to $p_1(t) = \frac{3}{2} i_M(t) \cdot v_1(t) = p_G(t)$. Consequently, since $i_M(t)$ is constant, the magnitude of the VSI 1 output voltage $v_1(t)$ has to vary sinusoidally with twice grid frequency as $v_1(t) = \hat{V}_1 \cdot \cos^2(2\pi f_G t)$ where the peak inverter voltage is limited by the maximum modulation index M_{\max} and the peak input voltage \hat{V}_G as $\hat{V}_1 = M_{\max} \cdot \hat{V}_G/2$ (cf. **Fig. 2(a.i)**). Due to the neglected motor inductances, the corresponding voltage space vector $\underline{v}_1(t)$ is pointing in the same direction as the motor voltage space vector $\underline{v}_M = j\hat{V}_P$ (cf. **Fig. 2(b.i)**). Since now, the sum of the inverter voltages must correspond to the motor voltage

$$\underline{v}_M(t) = \underline{v}_1(t) + \underline{v}_2(t), \quad (3)$$

this means that in time intervals where $v_1(t)$ is smaller than V_P , the second inverter must add a voltage $v_2(t)$ in phase with $\underline{v}_1(t)$ and $\underline{i}_M(t)$, i.e. VSI 2 delivers power from the secondary DC-link capacitor C_2 to the machine, whereas in time intervals where $v_1(t)$ is larger than V_P , the second inverter must add a voltage $v_2(t)$ out of phase by 180° with respect to $\underline{v}_1(t)$ and \underline{i}_M , i.e. VSI 2 delivers power from the machine to the secondary DC-link capacitor. Hence, in order to ensure that the average power P_{C2} within one grid half-period is zero,

the machine voltage V_P must be equal to $\hat{V}_1/2$, which for a maximum modulation index $M_{\max} = 1$ results in a maximum machine voltage of $V_P = \hat{V}_G/4$. In this case, the maximum voltage amplitude of VSI 2 is required at the grid voltage zero-crossing, where it has to provide the full machine voltage V_P , thus the length of the voltage vector of VSI 2 varies between $-V_P$ and V_P , which requires a secondary DC-link of $V_{DC2} > 2V_P$. Furthermore, since the zero-mean pulsating input power is covered by the secondary DC-link capacitor, a large capacitance C_2 is needed to keep the voltage fluctuation within certain limits, which in [17] is given as

$$C_2 > \frac{2P_0}{2\pi f_G (v_{DC2,\max}^2 - v_{DC2,\min}^2)}. \quad (4)$$

All corresponding characteristic waveforms of this control concept are shown in **Fig. 4(a)**.

B. Dual-Inverter Without Electrolytic Capacitor

Instead of keeping only the average power P_{C2} at zero, it is also possible to keep the instantaneous power directly at zero, i.e. $p_{C2}(t) = 0$. This means that the secondary converter is only needed to control the machine current and the complete pulsating input power is delivered directly to the machine, i.e. $p_M(t) = p_G(t)$. Since due to the large J_{TOT} it is assumed that the rotational speed ω and thus the motor voltage amplitude V_P are still constant, the q-component of the machine current now has to vary sinusoidally with twice grid frequency,

$$i_{Mq}(t) = \frac{2 p_M(t)}{3 V_P} = \hat{I}_M \cdot \cos^2(2\pi f_G t), \quad (5)$$

with $\hat{I}_M = 4/3 P_0/V_P$, which clearly results in a proportional mechanical torque $t_M(t)$ (cf. **Fig. 1(c.ii)**). In contrast to the previously described concept, the voltage space vector of the secondary inverter $\underline{v}_2(t)$ must now be either zero or perpendicular to the machine current $\underline{i}_M(t)$ in order to guarantee that $p_{C2}(t) = p_2(t) = 0$. Considering (3), this means that $i_M(t) = i_{Mq}(t)$ is only possible in time intervals where $v_{1\max}(t) = |v_G(t)|/2 \geq V_P$, and thus $\underline{v}_1(t)$ and $\underline{v}_2(t)$ can be selected to $\underline{v}_1(t) = jV_P$ (cf. **Fig. 2(a.ii)**) and $\underline{v}_2(t) = 0$, respectively. In time intervals where $v_{1\max}(t) < V_P$, however, an additional negative d-current component $i_{Md}(t)$ must be flowing through the machine, such that $\underline{v}_2(t)$ can be kept perpendicular to the machine current $\underline{i}_M(t)$ (cf. **Fig. 2(b.ii)**). In contrast, $\underline{v}_1(t)$ is advantageously chosen in phase with $\underline{i}_M(t)$ and its magnitude is equal to $v_{1\max}(t)$, i.e. $v_1(t) = v_{1\max}(t)$ or $M_1 = 1$, such that the rms currents in both inverters and the machine are minimized. Hence, from the power balance at VSI 1, i.e. $p_1(t) = \frac{3}{2} \underline{v}_1(t) \cdot \underline{i}_M(t) = \frac{3}{2} v_1(t) \cdot i_M(t) = p_G(t)$, the total machine current $i_M(t)$ can be calculated as

$$i_M(t) = \frac{2 p_G(t)}{3 v_1(t)}, \quad (6)$$

and in combination with the given q-current component $i_{Mq}(t)$ also the d-current $i_{Md}(t)$ can be deduced as

$$i_{Md}(t) = -\sqrt{i_M^2(t) - i_{Mq}^2(t)}. \quad (7)$$

Furthermore, since $\underline{v}_1(t)$ and $\underline{i}_M(t)$ are selected to be in phase and $v_1(t) = v_{1\max}(t)$, the d- and q-voltage components $v_{1d}(t)$ and $v_{1q}(t)$ of VSI 1 are proportional to the d- and q-current components $i_{Md}(t)$ and $i_{Mq}(t)$ of the motor, which results in

$$v_{1d}(t) = i_{Md}(t) \frac{v_1(t)}{i_M(t)} \quad \text{and} \quad v_{1q}(t) = i_{Mq}(t) \frac{v_1(t)}{i_M(t)}. \quad (8)$$

Finally, the remaining d- and q-voltage components $v_{2d}(t)$ and $v_{2q}(t)$ of the secondary inverter need to fulfil (3) and are found as

$$v_{2d}(t) = -v_{1d}(t) \quad \text{and} \quad v_{2q}(t) = V_P - v_{1q}(t). \quad (9)$$

The corresponding characteristic waveforms of the proposed control concept are shown in **Fig. 4(b)** and **(c)**. It has to be mentioned that in this case the machine voltage V_P is no longer limited by the input voltage $v_G(t)$, since the secondary DC-link voltage V_{DC2} can be selected arbitrarily high - clearly limited by e.g. the blocking voltage capability of the used semiconductor switches. However, as will be shown in **Section IV**, this offers a further degree of freedom in the design of the single-phase supplied drive system.

III. CONTROL STRUCTURE

In the following, the closed-loop control structure to ensure the proposed operating behaviour of the single-phase supplied dual-inverter drive system is described in detail. Basically, the drive system must operate the machine at the desired average speed, while on the one hand, PFC operation must be guaranteed at the input, and on the other hand, the DC-link voltage of the secondary inverter must be regulated to a certain target voltage. In principle, this can be done in analogy to a conventional cascaded motor control with a slow outer *Speed Control* block and a fast inner *Machine Current Control* block, whereby the two mentioned conditions must be taken into account (cf. **Fig. 3**). In particular, the motor control has to be extended by (i) the additional *DC-Link Voltage Control* block, which demands a certain power p_{C2}^* to charge/discharge the secondary DC-link capacitor C_2 and together with the required input power p_G^* determines the instantaneous power consumption p_M^* and current i_{Mq}^* of the machine, and by (ii) the *Machine Voltage Division* block, which divides the machine voltage between the two three-phase inverters in such a way that only the second inverter is used for the motor current control while the first inverter adjusts its voltage to guarantee PFC operation. This means that the input current i_G is only defined by the impressed machine current i_M and the selected modulation index of VSI 1, which is in contrast to two-stage drive systems with dedicated boost PFC rectifiers, where an additional closed-loop grid current control is implemented [10], [21]. The individual control blocks of the proposed structure shown in **Fig. 3** are explained in the following.




Fig. 3: Proposed control structure of the electrolytic capacitor-less *Single-Phase AC Dual-Inverter Topology*, consisting of four main blocks, i.e. *Speed Control*, *DC-Link Voltage Control*, *Voltage Division*, and *Machine Current Control*, to achieve average speed control, PFC operation, and voltage balancing at the secondary DC-link. Measurement quantities are shown in blue, indicating that only two current sensors are required to reduce costs.

A. Speed Control

Starting with the outermost control loop, the *Speed Control* block provides at its output the required average machine power P_M^* to reach the commanded rotational speed ω^* . At the input, the reference speed ω^* is compared with the average mechanical speed $\bar{\omega}$ calculated from the measured mechanical angle ε , which is also used for the dq-transformation [22]. As a consequence of the described power/torque pulsation, the actual mechanical speed ω , which is also used to calculate the amplitude of induced motor voltage V_P , features a certain ripple with twice grid frequency $2f_G$. Hence, a moving average filter (MAF) [23] with a time constant of $T_G/2$ is needed to obtain the average speed $\bar{\omega}$. The speed controller $R\omega$ then uses the calculated speed error $\delta\omega$ to determine the required torque T_A^* , which together with the optional feed-forward load torque T_{FFL} gives the reference torque T_M^* and from this the required machine power P_M^* . Assuming a lossless system, P_M^* equals the average input power P_G^* , which based on (1) leads together with the measured input voltage v_G to the commanded instantaneous input power p_G^* .

B. DC-Link Voltage Control

The amount of instantaneous power p_M^* that is actually delivered to the machine also depends on how much power $p_{C_2}^*$ has to be delivered/consumed by the secondary inverter

to charge/discharge the capacitor C_2 , which is determined by the *DC-Link Voltage Control* block.

The reference voltage of the secondary DC-link V_{DC2}^* can be set according to the actual system's operating point, but must always be larger than $2V_P$ (cf. **Section II**). The DC-link voltage controller Rv then compares V_{DC2}^* with the measured voltage v_{DC2} and translates the voltage error δv into the required capacitance current $i_{C_2}^*$, which together with V_{DC2}^* results in the required power demand $p_{C_2}^*$ to bring the DC-link voltage back to its reference value. The instantaneous machine power $p_M^* = p_G^* - p_{C_2}^*$ is then used to calculate the reference of the machine's q-current component i_{Mq}^* (cf. (5)), which is finally forwarded to the two inner blocks.

C. Voltage Division

The reference values p_G^* and i_{Mq}^* commanded from the outer control loops are now processed in the inner *Voltage Division* block to calculate on the one hand, the d-current reference value i_{Md}^* needed for the *Motor Current Control* block, and on the other hand, the d- and q-voltages of the first inverter to guarantee PFC operation.

As described in **Section II**, i_{Md}^* can directly be calculated from (6) and (7), however, for i_M^* it has to be considered that the maximum achievable inverter voltage v_1 is given by the actual input voltage to $v_{1\max} = |v_G|/2 = v_{DC1}/2$ and in addition is limited to the machine voltage V_P if $v_{1\max} > V_P$.

In special cases where (6) results in a motor current amplitude i_M^* which is smaller than the commanded q-component i_{Mq}^* , i_M^* has to be increased to i_{Mq}^* such that (7) leads to a feasible d-current. Consequently, in order to still comply with the commanded input power p_G^* , the voltage v_1 of the first inverter has to be reduced. In the *Voltage Division* block this is implemented by recalculating v_1 from the commanded machine current i_M^* by using (6) again. Subsequently, the individual voltage components v_{1d} and v_{1q} are calculated from v_1 based on (8).

D. Machine Current Control

Since now the two reference machine currents i_{Md}^* and i_{Mq}^* are known, the *Machine Current Control* block can be implemented in the same way as in the conventional cascaded machine control. There, the current controllers R_{id} and R_{iq} translate the current errors δi_{Md} and δi_{Mq} into the reference inductor voltages v_{Ld}^* and v_{Lq}^* . In addition, the machine voltages due to cross-couplings between d- and q-axis as well as the induced speed voltages can be added as feed-forward terms, i.e. $v_{FFd} = -\omega p L_q i_{Mq}^*$ and $v_{FFq} = \omega p L_d i_{Md}^* + V_P$, which leads to the required machine voltages v_{Md} and v_{Mq} . Finally, the already derived voltage components of VSI 1 v_{1d} and v_{1q} are subtracted to obtain the remaining voltages of the secondary inverter v_{2d} and v_{2q} .

IV. COMPARATIVE EVALUATION

The performance of the proposed electrolytic capacitor-less solution is evaluated in the context of a 7.5 kW single-phase supplied compressor system for railway brakes with the specifications given in **Tab. I**. The system is supplied from the tertiary transformer winding of the railway vehicle, which in nominal operation provides a single-phase rms voltage of 400 V/50 Hz, however, due to large voltage tolerances of the railway grid, can vary in a wide range between 360 V and 480 V.

Based on these specifications, in the following the influence of the proposed control strategy on the system design is compared with the state-of-the-art, i.e. the occurring voltage and current stresses, and characteristic waveforms are analyzed and compared.

A. Dual-Inverter With Electrolytic Capacitor

As given in [16] and also deduced in **Section II**, for the state-of-the-art system the maximum acceptable machine voltage is limited to $V_P = \hat{V}_G/4$, which for the minimum grid voltage results in $V_P = 127$ V. Hence, a machine with a maximum machine constant of $k_V = p \Psi_{PM} = V_P/\omega = 0.33$ Vs can be selected, and for a maximum input power of 9 kW a machine peak current of $i_{Mq} = I_0 = 47$ A, i.e. a machine phase rms current of $I_{PH0rms} = I_0/\sqrt{2} = 33$ A, results. The corresponding waveforms are shown in **Fig. 4(a)**.

B. Dual-Inverter Without Electrolytic Capacitor

Assuming a machine with the same machine constant of $k_V = 0.33$ Vs, the current stresses for the proposed control

TABLE I: Summary of the system specifications.

Description	Parameter	Nominal Value
Nominal Mechanical Power	$P_{M,N}$	7.5 kW
Nominal Mechanical Speed	n_N	3700 rpm
Grid Power	P_G	9 kW
Grid Voltage	$V_{G,rms}$	360...480 V
Grid Frequency	f_G	50 Hz
Switching Frequency	f_{sw}	16 kHz

concept can directly be calculated, and result in a pulsating q-current with an average current of $I_0 = 47$ A and a comparably small d-current component such that the phase current can be approximated by $I_{PHrms} = \sqrt{3}/2 I_{PH0rms} = 41$ A [21]. Thus, the elimination of the electrolytic capacitor comes at the expense of increased conduction losses and a poor utilization of VSI 2, which for the same machine voltage $V_P = V_0 = \hat{V}_{Gmin}/4$ is actually only needed in close vicinity of the grid voltage zero-crossings (cf. **Fig. 4(b)**). Consequently, for the proposed control concept a machine with a larger machine constant k_V should be selected, since no limitation by the grid voltage exists, and a higher machine voltage decreases the average q-current (cf. (5)) and extends the operating interval of VSI 2. As shown in **Fig. 4(c)**, for example, doubling the machine voltage to $V_P = 2V_0 = \hat{V}_{Gmin}/2$ leads to a continuous operation of both VSIs and reduces the machine phase current to $I_{PHrms} = 24$ A, which is below the phase current obtained with the state-of-the-art system, even though the d-current is increased now. Clearly, it has to be mentioned that the voltage stresses at the semiconductor devices of VSI 2 and the secondary DC-link capacitor C_2 are now increasing.

In **Fig. 5(a)**, the dependency of the phase current and DC-link voltage stresses with respect to the selected machine voltage are illustrated for a range of $V_P \in [V_0, 3V_0] = [127$ V, 382 V]. It can be noticed that for low machine voltages the q-current scales inversely proportional to the machine voltage, i.e. $I_{PHq,rms} = 1/\sqrt{3} P_0/V_P$, and thus also the machine phase current I_{PHrms} reduces similarly. However, as soon as the machine voltage V_P exceeds $\hat{V}_G/2$, the first inverter is operated continuously with $M = 1$ and i_M becomes proportional to $|i_G|$ (cf. (6)). Thus, for a given input power this means that i_M remains unchanged even if the machine voltage is further increased. As shown in **Fig. 5(a)**, this transition point clearly depends on the actual grid rms voltage and for the minimum grid voltage actually also represents the optimum design point. This can be verified by using simple performance indices to estimate the dependency of conduction and switching losses of both VSIs on the selected machine voltage [24].

The conduction losses of inverters employing IGBTs with antiparallel diodes, depend on the average and rms currents flowing through the devices. Assuming similar conduction behaviour for the IGBT and the antiparallel diode, the overall semiconductor conduction losses, can be assessed by the sum




Fig. 4: Characteristic waveforms over one grid period T_G for (a) the state-of-the-art control scheme with an electrolytic capacitor for the maximum machine voltage $V_P = V_0 = \hat{V}_G/4$, (b) the proposed solution for $V_P = V_0 = \hat{V}_G/4$ causing increased machine currents and (c) the proposed solution for $V_P = 2V_0 = \hat{V}_G/2$, achieving a reduced machine current stress compared to (a).

of the average currents and the sum of the squared rms currents

$$\rho_{avg} = \sum_k (I_{Davg,k} + I_{Tavg,k}) \quad (10)$$

$$\rho_{rms} = \sum_k (I_{Drms,k}^2 + I_{Trms,k}^2). \quad (11)$$

Furthermore, assuming a linear dependency of the semiconductor switching losses on both the switched voltage v_T and the switched current i_T , the overall switching losses can be assessed by the sum of the product $v_T i_T$ averaged over one grid period T_G as

$$\varsigma = \sum_k \langle v_{T,k} i_{T,k} \rangle_{T_G}. \quad (12)$$

Fig. 5(b) shows the dependency of the introduced performance indices ρ_{avg} , ρ_{rms} , and ς scaled to the corresponding values of the state-of-the-art system, i.e. $\rho_{0avg} = 180$ A, $\rho_{0rms} = 6.7$ kA² and $\varsigma_0 = 62$ kVA, with respect to the selected machine voltage. For a given input voltage it clearly turns out that ρ_{avg}/ρ_{0avg} and ρ_{rms}/ρ_{0rms} decrease with increasing machine voltage as long as $V_P \leq \hat{V}_G/2$ and afterwards stay constant. On the other hand, ς/ς_0 also decreases until $V_P = \hat{V}_G/2$, however, afterwards increases again due to the increasing switched voltage v_T . Consequently, in terms of inverter losses, the optimum machine voltage is found at the transition point $V_P = 2V_0 = \hat{V}_{Gmin}/2$, where compared to the

state-of-the-art system roughly 45% lower conduction losses and around 15% lower switching losses are achieved.

Assuming an inverter design with equal conduction and switching losses, an overall loss reduction of around 30% can be obtained, which besides the elimination of the electrolytic capacitor also reflect in a substantially smaller heatsink volume.

V. SYSTEM VERIFICATION

In a first step, the proper operation of the electrolytic capacitor-less drive system implementing the proposed closed-loop control structure of **Section III** is verified by circuit simulations. The simulation is conducted for the nominal operating point of the underlying application with an output power of 7.5 kW at 3700 rpm and an input supply voltage of 400 V/50 Hz. As deduced in **Section IV**, the performance optimum of the converter is achieved at $V_P = 2V_0 = 255$ V, resulting in a machine constant of $k_{Vopt} = 0.66$ Vs. Hence, the PMSM 1FT7084 from Siemens [25], characterized by $k_V = 0.65$ Vs, is employed. The moment of inertia of the drive train is assumed to be $J_{TOT} = 13.5$ mkgm². The machine parameters and selected circuit parameters are summarized in **Tab. II**.

The simulated steady-state waveforms for $V_{Grms} = 400$ V and $V_P \approx 250$ V are shown in **Fig. 6**. The instantaneous voltage ratio v_{1max}/V_P defines the envelope of the machine




Fig. 5: Performance evaluation of the proposed electrolytic capacitor-less dual-inverter concept with respect to the machine voltage $V_P = V_0 \dots 3V_0$; **(a)** Secondary DC-link voltage V_{DC2} and phase current stress I_{PHrms} for the minimum and maximum grid voltage. **(b)** Loss related performance indices scaled to the corresponding values of the state-of-the-art system, indicating a significant improvement for all indices at the selected machine voltage $V_P = 2V_0 = 255$ V.

phase currents i_{Ma} , i_{Mb} and i_{Mc} , which contains a fundamental component with $2f_G = 100$ Hz, as well as the required operation mode. As can be noted, since v_{1max} is exceeding V_P , there are time intervals where either both VSIs have to actively apply a voltage to the machine or where VSI 2 is only used to control the machine current, i.e. $v_1 < v_{1max}$ or $M_1 < 1$. It can be noticed that the resulting interval for $M_1 < 1$ is slightly extended compared to $v_{1max} > V_P$, which is a direct consequence of the non-zero reference capacitor power $p_{C2}^* \neq 0$. Regardless of this, the control keeps the grid current i_G sinusoidal and in phase with the grid voltage v_G , verifying PFC operation. The achieved THD is below 4% and is mainly limited by the passive diode bridge, which causes current distortions in the vicinity of the voltage zero-crossings.

Furthermore, the speed controller ensures an average speed $\bar{\omega}$ equal to the reference, whereas the actual speed shows a ripple of $\Delta\omega = P_0 / (4\pi f_G \bar{\omega} J_{TOT}) = 2.3$ rad/sec, i.e. 22 rpm or around 0.6% [21]. The DC-link reference voltage is set to $V_{DC2}^* = 550$ V, which is above $2V_P \approx 500$ V to ensure full controllability even during voltage deviations. Theoretically, the secondary DC-link voltage would be constant, however, a limited controller bandwidth and disturbances are causing a




Fig. 6: Simulated steady-state waveforms for the proposed electrolytic capacitor-less single-phase AC dual-inverter concept showing the grid, dual-inverter, machine and DC-link waveforms as well as the operating mode within one grid period $T_G = 20$ ms. The corresponding references are indicated by dashed lines.

TABLE II: Summary of the machine and circuit parameters.

Description	Parameter	Nominal Value
Voltage Constant	k_V	0.65 Vs
Number of Pole Pairs	p	5
Machine Inductance	$L_d = L_q$	2.8 mH
Machine Inertia	J_M	4.5 mkgm ²
Drive Train Inertia	J_{TOT}	13.5 mkgm ²
EMI Capacitor	C_{EMI}	10 μ F
EMI Inductor	L_{EMI}	70 μ H
Input Capacitor	C_1	10 μ F
DC-Link Capacitor	C_2	50 μ F

certain voltage fluctuation of around 35 V. In a conventional system, this voltage ripple would correspond to a DC-link capacitance of 1.2 mF, which is 24 times larger than the capacitance used in the proposed solution without electrolytic capacitors.

VI. CONCLUSIONS

In this paper, a novel control strategy for the single-phase AC dual-inverter topology is proposed, where twice grid frequency power pulsation is covered by the inertia of the drive train, such that no electrolytic DC-link capacitor is required. The corresponding operating principle, including the machine voltage division strategy and the machine current reference

generation, and the introduced control structure, which ensures a sinusoidal input current, the requested average speed, and a certain DC-link voltage, are explained in detail. The proper operation is verified by circuit simulations, achieving a DC-link voltage ripple of 35 V in a 7.5 kW system with a DC-link capacitance of only 50 μF . In contrast to the state-of-the-art, the analyzed concept does not feature an inherent grid-voltage dependent limit on the maximum achievable machine voltage. Thus, the system performance is evaluated with respect to this additional degree of freedom. Simple performance indices assess the corresponding converter losses, and the loss minimum is achieved for a machine voltage equal to half the peak grid voltage. For the analyzed compressor application with a wide input voltage range, the semiconductor losses can be reduced by 30 % compared to the state-of-the-art dual-inverter system with electrolytic capacitor.

Hence, the proposed concept overcomes the limitations of a conventional operation of the single-phase AC dual-inverter topology and therefore is a promising solution to substantially improve the converter system's power density and avoid electrolytic capacitors, also increasing the converter's lifetime.

ACKNOWLEDGMENT

The authors would like to express their sincere appreciation to Nabtesco Corp., Japan, for the financial and technical support of research on Advanced Mechatronic Systems at the Power Electronic Systems Laboratory, ETH Zurich. Furthermore, inspiring technical discussions with K. Nakamura are especially acknowledged.

REFERENCES

- [1] N. F. Ershad and R. T. Mehrjardi, "A Low Cost Single-Phase to Three-Phase Power Converter for Low-Power Motor Drive Applications," in *Proc. of the IEEE Texas Power and Energy Conference (TPEC)*, College Station, TX, USA, Feb. 2018, pp. 1–6.
- [2] M. Swamy and C. Guddanti, "An Improved Single-Phase Active-Front-End Rectifier System for Use with Three-Phase Variable-Frequency Drives," in *Proc. of the IEEE Applied Power Electronics Conference and Exposition (APEC)*, Fort Worth, TX, USA, March 2014, pp. 1558–1564.
- [3] S. M. Mousavi Gazafzadi, A. Tabakhpour Langerudy, E. F. Fuchs, and K. Al-Haddad, "Power Quality Issues in Railway Electrification: A Comprehensive Perspective," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 5, pp. 3081–3090, May 2015.
- [4] I. Çadirci, S. Varma, M. Ermis, and T. Gülsoy, "A 20 kW, 20 kHz Unity Power Factor Boost Converter for Three-Phase Motor Drive Applications from an Unregulated Single-Phase Supply," *IEEE Transactions on Energy Conversion*, vol. 14, no. 3, pp. 471–478, Sept. 1999.
- [5] M. R. Hesamzadeh, N. Hosseinzadeh, and P. J. Wolfs, "Design and Study of a Switch Reactor for Central Queensland SWER System," in *Proc. of the Universities Power Engineering Conference (UPEC)*, Padova, Italy, Sept. 2008, pp. 1–5.
- [6] Y. Lee and J. Ha, "Power Enhancement of Dual Inverter for Open-End Permanent Magnet Synchronous Motor," in *Proc. of IEEE Applied Power Electronics Conference and Exposition (APEC)*, Long Beach, CA, USA, March 2013, pp. 1545–1551.
- [7] J. S. Moghani and M. Heidari, "High Efficient Low Cost Induction Motor Drive for Residential Applications," in *Proc. of the International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM)*, Taormina, Italy, May 2006, pp. 1399–1402.
- [8] B. Singh, B. N. Singh, A. Chandra, K. Al-Haddad, A. Pandey, and D. P. Kothari, "A Review of Single-Phase Improved Power Quality AC-DC Converters," *IEEE Transactions on Industrial Electronics*, vol. 50, no. 5, pp. 962–981, Oct. 2003.
- [9] A. A. Usmani, M. Shahrukh, and A. Mustafa, "Comparison of Different Three-Phase Inverter Topologies: A Review," in *Proc. of the International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology (ICEEIMT)*, Coimbatore, India, Feb. 2017, pp. 19–24.
- [10] Y. Li and T. Takahashi, "A Digitally Controlled 4-kW Single-Phase Bridgeless PFC Circuit for Air Conditioner Motor Drive Applications," in *Proc. of the IEEE Power Electronics and Motion Control Conference (PEMC)*, Shanghai, China, Aug. 2006, pp. 1–5.
- [11] A. Marcos-Pastor, E. Vidal-Idiarte, A. Cid-Pastor, and L. Martínez-Salameiro, "Minimum DC-Link Capacitance for Single-Phase Applications with Power Factor Correction," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 6, pp. 5204–5208, June 2020.
- [12] I. Takahashi and H. Haga, "Power Factor Improvement of Single-Phase Diode Rectifier by Fast Field-Weakening of Inverter Driven IPM Motor," in *Proc. of the IEEE International Conference on Power Electronics and Drive Systems (PEDS)*, Denpasar, Indonesia, Oct. 2001, pp. 241–246.
- [13] G. Wang, N. Zhao, J. Qi, C. Li, and D. Xu, "High Power Factor Control of IPMSM Drive System without Electrolytic Capacitor," in *Proc. of the IEEE International Power Electronics and Motion Control Conference (ECCE-Asia)*, Hefei, China, May 2016, pp. 379–383.
- [14] J. H. Tau and Y. Y. Tzou, "PFC Control of Electrolytic Capacitor-Less PMSM Drives for Home Appliances," in *Proc. of the IEEE International Symposium on Industrial Electronics (ISIE)*, Edinburgh, UK, June 2017, pp. 335–341.
- [15] J. W. Kolar, F. Krismer, Y. Lobsiger, J. Mühlethaler, T. Nussbaumer, and J. Miniböck, "Extreme Efficiency Power Electronics," in *Proc. of the International Conference on Integrated Power Electronics Systems (CIPS)*, Nuremberg, Germany, March 2012, pp. 1–22.
- [16] F. Ludwig and A. Möckel, "Operation Method for AC Grid Powered PMSM with Open-End Winding in Dual-Inverter Topology for Power Factor Maximization," in *Proc. of the IET International Conference on Power Electronics, Machines and Drives (PEMD)*, Glasgow, UK, April 2016, pp. 1–5.
- [17] M. Nishio and H. Haga, "Single-Phase to Three-Phase Electrolytic Capacitor-Less Dual Inverter-Fed IPMSM for Suppress Torque Pulsation," *IEEE Transactions on Industrial Electronics*, vol. 68, no. 8, pp. 6537–6546, August 2021.
- [18] D. Neumayr, D. Bortis, and J. W. Kolar, "Ultra-Compact Power Pulsation Buffer for Single-Phase DC/AC Converter Systems," in *Proc. of the IEEE International Power Electronics and Motion Control Conference (ECCE-Asia)*, Hefei, China, May 2016, pp. 1–10.
- [19] S. Qin, Y. Lei, C. Barth, W. C. Liu, and R. C. N. Pilawa-Podgurski, "A High Power Density Series-Stacked Energy Buffer for Power Pulsation Decoupling in Single-Phase Converters," *IEEE Transactions on Power Electronics*, vol. 32, no. 6, pp. 4905–4924, Aug. 2017.
- [20] M. Gasperi, "Life Prediction Modeling of Bus Capacitors in AC Variable-Frequency Drives," *IEEE Transactions on Industry Applications*, vol. 41, no. 6, pp. 1430–1435, Nov. 2005.
- [21] M. Haider, D. Bortis, J. W. Kolar, and Y. Ono, "Sinusoidal Input Current and Average Speed Control of a Single-Phase Supplied Three-Phase Inverter Drive without Electrolytic Capacitor," in *Proc. of the IEEE Power Electronics and Motion Control Conference (PEMC)*, Budapest, Hungary, Aug. 2018, pp. 756–763.
- [22] K. Low, M. Rahman, and K. Lim, "The dq-Transformation and Feedback Linearization of a Permanent Magnet Synchronous Motor," in *Proc. of the IEEE International Conference on Power Electronics and Drive Systems (PEDS)*, Singapore, Feb. 1995, pp. 292–296.
- [23] M. Xie, C. Zhu, L. He, and H. Wen, "An Experimental Study of MAF-SRF-PLL with Comb Compensator," in *Proc. of IEEE Applied Power Electronics Conference and Exposition (APEC)*, Tampa, FL, USA, March 2017, pp. 1310–1313.
- [24] D. Menzi, D. Bortis, and J. W. Kolar, "A New Bidirectional Three-Phase Phase-Modular Boost-Buck AC/DC Converter," in *Proc. of IEEE International Power Electronics and Application Conference and Exposition (PEAC)*, Shenzhen, China, Nov. 2018, pp. 1–8.
- [25] "Siemens SINAMICS S120 1FT7 Synchronous Motors," https://cache.industry.siemens.com/dl/files/725/109479725/att_859254/v1/BA_1FT7_0915_en-US.pdf, accessed: 15th June 2020.